Given the potential heterogeneity of memory devices in a CXL system, designing systems (e.g., concurrent data structures) in an architecture-aware manner remains an open problem. This project explores system-level design decisions and proposed architectural modifications to enable efficient designs.